

AMENDMENTS TO THE CLAIMS

1. (CURRENTLY AMENDED) An apparatus comprising:

an analysis block configured to generate debug information post-simulation in response to (i) a command input, (ii) one or more simulation outputs, ~~and~~ (iii) one or more compiler outputs and (iv) memory map information;

a graphical user interface configured (i) to present said command input in response to one or more user input parameters and (ii) to display said debug information; and

a memory circuit configured to store said memory map information, said one or more simulation outputs and said one or more compiler outputs, wherein (i) said one or more simulation outputs comprise one or more tracings selected from the group consisting of a tracing of processor accesses on a memory bus, a tracing of instruction execution and a tracing of processor internal register status and (ii) said one or more compiler outputs comprise one or more outputs selected from the group consisting of a map file and an in-line disassembler.

2. (ORIGINAL) The apparatus according to claim 1, wherein said one or more user input parameters comprise identification of a memory address.

3. (ORIGINAL) The apparatus according to claim 1, wherein said one or more user input parameters comprise identification of specific memory accesses.

4. (ORIGINAL) The apparatus according to claim 1, wherein said one or more user input parameters comprise one or more of a command for expanding the display of a memory map, a command for retrieving information related to accesses to said memory map, a command for retrieving assembly code related to particular
5 accesses and one or more commands related to filtering operations.

5. (ORIGINAL) The apparatus according to claim 1, wherein said one or more simulation outputs comprise information from one or more of a processor simulator and one or more processor simulation models.

6. (ORIGINAL) The apparatus according to claim 1, wherein said graphical user interface is configured to present said debug information in one or more windows.

7. (ORIGINAL) The apparatus according to claim 1, wherein said graphical user interface is configured to present said debug information in one or more frames.

8. (ORIGINAL) The apparatus according to claim 1, wherein said one or more user input parameters are entered using one or more of a mouse, a keyboard, a touch screen and voice recognition.

9. (ORIGINAL) The apparatus according to claim 8, wherein said graphic user interface is configured to provide an indication of receipt of said user input parameters.

10. (CURRENTLY AMENDED) A method for post-simulation debugging RTL simulations of processor based system on chip (SoC) comprising the steps of:

(A) storing memory map information, one or more simulation outputs and one or more compiler outputs in a computer readable storage medium, wherein (i) said one or more simulation outputs comprise one or more tracings selected from the group consisting of a tracing of processor accesses on a memory bus, a tracing of instruction execution and a tracing of processor internal register status and (ii) said one or more compiler outputs comprise one or more outputs selected from the group consisting of a map file and an in-line disassembler;

(B) identifying a memory address to be examined in said memory map information;

15 (BC) retrieving one or more accesses related to said
memory address from said tracing of processor accesses on said
memory bus;

 (ED) identifying a specific one of said one or more
accesses to be examined; and

20 (DE) retrieving one or more types of debug information
related to said identified access.

11. (ORIGINAL) The method according to claim 10,
wherein said one or more types of debug information comprise one or
more assembler instruction codes.

12. (ORIGINAL) The method according to claim 10,
wherein said one or more types of debug information comprise a
register status of said processor.

13. (ORIGINAL) The method according to claim 11,
wherein said one or more types of debug information comprise a
program flow leading to said one or more assembler instruction
codes.

14. (ORIGINAL) The method according to claim 10,
wherein said one or more types of debug information comprise a
program structure.

15. (ORIGINAL) The method according to claim 10, wherein retrieving one or more accesses related to said memory address comprises:

5 responding to activation of a button presented by a graphic user interface.

16. (ORIGINAL) The method according to claim 10, wherein identifying a specific access is performed via a graphic user interface.

17. (ORIGINAL) The method according to claim 10, wherein retrieving one or more types of debug information is performed in response to a button of a graphic user interface being actuated.

18. (ORIGINAL) The method according to claim 10, further comprising the step of:

5 displaying said retrieved one or more accesses and said retrieved one or more types of debug information using a graphic user interface.

19. (ORIGINAL) The method according to claim 18, further comprising the step of:

modifying information displayed using said graphic user interface in response to one or more filter commands.

20. (CURRENTLY AMENDED) An apparatus comprising:

means for storing user defined memory map information and simulation results, wherein said simulation results comprise one or more simulation outputs and one or more compiler outputs, and wherein (i) said one or more simulation outputs comprise one or more tracings selected from the group consisting of a tracing of processor accesses on a memory bus, a tracing of instruction execution and a tracing of processor internal register status and (ii) said one or more compiler outputs comprise one or more outputs selected from the group consisting of a map file and an in-line disassembler;

means for identifying a memory address in a said user defined memory map information;

means for retrieving one or more accesses related to an identified memory address from said simulation results;

means for identifying a specific access to be examined;

means for retrieving one or more types of debug information related to said specific access from said simulation results.

Please add the following new claims:

21. (NEW) The apparatus according to claim 1, wherein said analysis block generates said debug information by post-processing simulation results.

22. (NEW) The apparatus according to claim 1, wherein said analysis block generates said debug information without interacting with a processor simulator or a processor simulation model.